Home    Bloggers    Messages    Webinars    Resources   
Tw  |  Fb  |  In  |  Rss
Max Maxfield

Ask Max: More Sophisticated FPGA Architectures

Max Maxfield
Page 1 / 6   >   >>
Paul Clarke
Paul Clarke
5/23/2012 8:38:02 AM
User Rank
Blogger
Other hard devices
So with referance to having a hard core in a FPGA we also have PLLs SRAM etc all what you might consider hard elements.

I wondered if other hard elements are avalible in FPGAs like ADCs or DACs or RTCCs etc. Just seams to me that FPGAs are great but all the digital I/O ends up talking to devices like these.

Maybe there is room in the market for embeded FPGAs like when we started moving from microprocessors to microcontrollers?

Wouild also like to see more small footprint FPGAs with high gate counts, like 250k gates in a 28pin SOIC. lots of grunt in a small package.

P :o)

50%
50%
mgburr
mgburr
5/23/2012 9:03:06 AM
User Rank
Beginner
Re: Other hard devices
I like the idea of High Gate Count to low Pin count, but I wonder if in doing so it wouldn't also limit the capabilities.  I suppose adding a dedicated "mote" area to the outside so you can still create the data paths for the higher count to funnel down.  I suspect the biggest reason we don't see them is the cost per gate as it aggregates out to the pins.  in effect the hgher gate count could make certain areas of the Silicon inaccessable if you reduced the number of accessable pins from the outside.  I think it would be a waste to have the gates there and not accessable.  Although I'm pretty sure some entrprising young British Engineer is working on that :-) 

 

 

50%
50%
Max Maxfield
Max Maxfield
5/23/2012 10:45:05 AM
User Rank
Blogger
Re: Other hard devices
With regard to having analog stuff in FPGAs like analog-to-digital converters (ADCs), the latest 7 Series FPGAs from Xilinx include something called Agile Mixed Signal (AMS) technology, which provides anything from simple analog monitoring (that can be used for voltage, current, temperature monitoring functions for board and platform management) to more complex analog signal processing, resulting in lower system cost, smaller area, and increased reliability.

With regard to real-time clock and calendar (RTCC) functions -- I guess you could create these as soft macros, but some FPGAs (like the Zynq EPP from Xilinx) include hard dual core ARM Cortex-A9 Microcontroller subsystems, which themselves include hard real time counter/timers

50%
50%
Max Maxfield
Max Maxfield
5/23/2012 10:47:44 AM
User Rank
Blogger
Re: Other hard devices
These days there is such an incredible range of programmable logic devices that it makes your head spin. These range from ultra-low-power devices to components that can perform the same tasks at 20 million gate ASICs, with everything in between ... the real trick is working out which device to use :-)

50%
50%
William Murray
William Murray
5/23/2012 11:12:16 AM
User Rank
Blogger
Re: Other hard devices
Some vendors now are offering Hard ADC/DAC, others like Xilinx are offering soft core ADC/DAC for the FPGA's  -- I have a pending blog post that touches on other analog functions --

50%
50%
Tom Murphy
Tom Murphy
5/23/2012 1:18:26 PM
User Rank
Beginner
FPGA Moniker
So, Max, you've begged the question:  What should we call today's devices if not FPGAs? 

50%
50%
Brian
Brian
5/23/2012 1:24:34 PM
User Rank
Guru
Tradeoffs
Hi Max,

As you discuss the soft/hard function/core tradeoffs above, that sounds very similar to the tradeoffs made in microcontroller design decisions.  A design team might ask how flexible should a given peripheral be - with the same consequences: silicon area, power consumption, etc.

Example: should a serial port peripheral have a specific protocol or be implemented as a USIC where it can be configured as UART, LIN, SPI, IIC, IIS, etc.

It's nice to know that us FPGA newbies don't have to start completely from scratch! ;-)

 

50%
50%
Brian
Brian
5/23/2012 1:36:55 PM
User Rank
Guru
What are the microprocessors processing?
Hi Max,

"Do you have any questions about this column?" 

Yuuup!  :-)

When you discuss the embedded processors above, are they just microprocessors (CPU core only) and not a microcontroller (no dedicated peripherals)?

If so, then what is the CPU manipulating?  Does it only supplement the soft core logic with additional processing?  Or, can it also independently manipulate the all of the existing FPGA I/O and peripherals?

Wow, my head is spinning.  This might need to be a separate "Ask Max" message board entry/article  :-)

(Remember, long time MCU user here, FPGA newbie in the making...)

 

50%
50%
Max Maxfield
Max Maxfield
5/23/2012 2:17:00 PM
User Rank
Blogger
Re: FPGA Moniker
Ooooh -- now you are asking -- actually I have all sorts of ideas -- I'm writing a blog on thsi as we speak -- I will be posting it this coming Monday 28 May ... so make sure you read it and tell me what you think and offer any suggestions

50%
50%
Max Maxfield
Max Maxfield
5/23/2012 2:18:54 PM
User Rank
Blogger
Re: Tradeoffs
That's one of the great things about engineering -- there are always so many ways to do things and very often there is no "one" right answer -- it's a great feeling when you work out an optimal engineering trade-off

50%
50%
Page 1 / 6   >   >>
More Blogs from Max Maxfield
I am shocked and horrified. It appears that those little scamps at Planet Analog are writing blogs pertaining to field-programmable issues.
This week's live online chat takes place on Thursday, May 23, 2013, at 1:00 p.m. ET.
Would you class these as adages, aphorisms, axioms, dictums, epigrams, maxims, precepts, saws, truisms, or... well, what?
In part 3 of this epic tale we consider how we might use tri-state buffers, leading up to the legendary bi-directional buffer.
Design West 2013 was one of the best conferences and exhibitions Max has attended in terms of interesting presentations and fun events.
flash poll
follow us on twitter
follow Xilinx on twitter
like us on facebook
like Xilinx on facebook
All Programmable Planet     About Us     Contact Us     Help     Register     Twitter     Facebook     RSS