Home    Bloggers    Messages    Webinars    Resources   
Tw  |  Fb  |  In  |  Rss
Max Maxfield

Ask Max: ASICs vs. ASSPs vs. SoCs vs. FPGAs

Max Maxfield
Page 1 / 2   >   >>
Max Maxfield
Max Maxfield
6/3/2012 5:15:03 PM
User Rank
Blogger
Re: Economic and time-to-market factors
@Paul Clayton: Good point -- my problem usually is knowing where to stop (wind me up and watch me go). For the purposes of these discussions I'm trying to make sure that everyone knows the real fundamental concepts. On the one hand we have a lot of real experts here on All Programmable Planet ... but if we aren't careful we might end up just "talking to ourselves". So in addition to talking about high-level "stuff" -- I also want to make sure that beginners can feel confident that they understand the fundamental principles. That's whY i'm trying not to cover too many things in each blog.

Having said this, I welcome links to external resources that explain things in greater details and also explain things I've not covered.

50%
50%
Paul A. Clayton
Paul A. Clayton
5/30/2012 5:19:51 PM
User Rank
Beginner
Economic and time-to-market factors
I was kind of hoping that there would be more explanation of the economic (mostly NRE-related) and time-to-market aspects of the different alternatives and not just descriptions of them; but I understand that such may well have added too much length to the post.

Ready-made hardware (FPGAs and ASSPs--and, of course, general-purpose hardware) can help time-to-market (reducing design and manufacturing delay).  More generally useful components have inventory advantages for the suppliers and the users (the users might stock a single part for multiple projects); and the users might be able to reach volumes with lower pricing or better/faster service (by use for multiple products over a modest time period).  FPGAs also greatly reduce respin times.

A discussion thread at Real World Technologies might be of interest in this context.

50%
50%
Karl
Karl
5/30/2012 12:03:53 PM
User Rank
Guru
Re: FPGAs vs the rest
Duane, Max has some nice block diagrams "pictures".

Wouldn't it be nice to have somw blocks diagrams so we can picture the thing being talked about?

50%
50%
Max Maxfield
Max Maxfield
5/30/2012 10:03:29 AM
User Rank
Blogger
Re: FPGAs vs the rest
@Duane: Some of the new Microchip PIC MCUs have several of what they call a "Configurable logic cell."

I hadn't heard about this -- I'm looking into it ... watch this space...


50%
50%
Max Maxfield
Max Maxfield
5/30/2012 10:02:18 AM
User Rank
Blogger
Bebop to the Boolean Boogie
If you want to discover more details about the different types of SPLDs, CPLDs, FPGAs, and ASICs, may I be so bold as to suggest my book Bebop to the Boolean Boogie, which holds the answers to many of life's little mysteries.

50%
50%
Duane Benson
Duane Benson
5/29/2012 1:55:13 PM
User Rank
Blogger
Re: FPGAs vs the rest
A little more to the can of worms maybe... Some of the new Microchip PIC MCUs have several of what they call a "Configurable logic cell." It looks like it can be configured as a few kinds of gates, flip-flops or latches.

Where does something like that fit into the picture?

50%
50%
Max Maxfield
Max Maxfield
5/29/2012 11:53:28 AM
User Rank
Blogger
Re: Technology independent
@Jacek: Why, thank you so much for your kind words. I really like presenting "bite-sized" pieces of information in this blog format we use on All Programmable Planet -- usually I "over-engineer" things and create humongous articles. This way each "Ask Max" column can be easily digested.

Also each "Ask Max" column stands on its own, but I'm hoping that together (as the weeks go by), they will provide a really good introduction and overview to basic concepts.

FYI I just added "IP" to my "Ask Max" "To-Do" list :-)

50%
50%
Jacek Hanke
Jacek Hanke
5/29/2012 9:57:36 AM
User Rank
Blogger
Technology independent
Max I should prepare CTRLC "excellent blog" and then just CTRLV in your next texts. I will forward the link to this article to anyone who'll ask me what does it mean that our IP Cores are technology independent :)

50%
50%
Max Maxfield
Max Maxfield
5/29/2012 8:48:48 AM
User Rank
Blogger
Re: ASICs can become ASSPs
@Brian: Thank you for this fantastic feedback. You are 100% correct. Sometimes I get so close to the forrest that I can't see the trees. I must admit that I was thinking of things in "black and white" but -- as you say -- there are a lot of shades of gray in there.

The bottom line is that you are 100% correct. A chip may start life as an ASIC and then become an ASSP if it's sold to more people... with regards to your other scenarios, I folly agree with them but I don't know how to boil them down into a "nutshell"... but again, thanks for this -- when I'm giving lectures in the future I shall add your comments in.

50%
50%
Brian
Brian
5/29/2012 1:15:00 AM
User Rank
Guru
ASICs can become ASSPs
Hi Max,

Excellent article and thanks for the summary!

"With regard to this column, do you agree with the way in which I've presented the relationships between ASIC, ASSP, SoC, and FPGA technologies, or would you describe things differently?"

One comment.  I have seen [in some automotive applications] the trend to lower ASIC prices by allowing ASICs to become ASSPs.

Example 1: lead customer wants semiconductor company to develop an ASIC.  In order to get a lower price, that lead customer gets some exclusive timing for the ASIC (competitive advantage).  But, after some time, say 6 months to 2 years negotiable, the semiconductor company can then sell to all customers; thus, the ASIC becomes an ASSP.  The higher volumes by selling to all customers yields lower prices.

Example 2: lead customer wants semiconductor company to develop an ASIC.  In order to get a lower price, that lead customer gets a price advantage over their competition.  However, the semiconductor company can sell to all customers; thus, the ASIC is really an ASSP.  (And, the lead customer still maintains a competitive advantage.)  The higher volumes by selling to all customers yields lower prices.

Example 3: lead customer wants semiconductor company to develop an ASIC.  In order to get a lower price, that lead customer allows the semiconductor company to modify the specifications of the design [sometimes slight modifications] and then sell that new device [ASSP] to all customers.  While there are technically two devices, there would be very minor development costs on the second/ASSP device and now higher volumes.  Those higher volumes yield lower prices.  (Lead customer maintains a competitive advantage through better specifications as an example.)


These examples of course don't change your definitions or relationships - they just show that the waters can be even more murky! :-)

 

50%
50%
Page 1 / 2   >   >>
More Blogs from Max Maxfield
We consider complementary versus analogous colors and the meaning of terms like shade, tint, and hue. We also introduce the concept of psychological primary colors.
The appellation "primary colors" refers to a small collection of colors that can be combined to form a range of additional colors, but which "small collection of colors" should we use as our primaries?
To celebrate Geek Pride Day, Sylvie Barak has created a mega-cool infographic that depicts how geeks have been building the Internet since 1832.
I am shocked and horrified. It appears that those little scamps at Planet Analog are writing blogs pertaining to field-programmable issues.
This week's live online chat takes place on Thursday, May 23, 2013, at 1:00 p.m. ET.
flash poll
follow us on twitter
follow Xilinx on twitter
like us on facebook
like Xilinx on facebook
All Programmable Planet     About Us     Contact Us     Help     Register     Twitter     Facebook     RSS