Home    Bloggers    Messages    Webinars    Resources   
Tw  |  Fb  |  In  |  Rss
Paul Dillien

What Will Future Flagship FPGAs Look Like?

Paul Dillien
Page 1 / 2 Next >
Page 1 / 2   >   >>
Max Maxfield
Max Maxfield
8/28/2012 11:00:12 AM
User Rank
Blogger
Re: Need a good SPICE/Mixed Signal Simulator to Integrate with the HDL tools for MixedSignal work
@Brian: "Ladies, if a man says he'll fix it, he will.  There's no need to remind him every six months about it."

Good One!!!

50%
50%
Brian
Brian
8/27/2012 7:20:48 PM
User Rank
Guru
Re: Need a good SPICE/Mixed Signal Simulator to Integrate with the HDL tools for MixedSignal work
 

@Max: Re: "Better late than never :-)"

Wouldn't it be nice if our bosses or customers had that attitude when we were running late on projects?

Better yet, wouldn't it be nice if our wives had that attitude when we were running late on home projects?  Speaking of which, I was reminded of a joke I saw the other day relating to this...

"Ladies, if a man says he'll fix it, he will.  There's no need to remind him every six months about it."  :-)

 

50%
50%
Max Maxfield
Max Maxfield
8/27/2012 6:06:39 PM
User Rank
Blogger
Re: Need a good SPICE/Mixed Signal Simulator to Integrate with the HDL tools for MixedSignal work
@mgardon: "I'm a bit late on this post..."

Better late than never :-)

50%
50%
mgardon
mgardon
8/27/2012 5:07:20 PM
User Rank
Beginner
Re: Need a good SPICE/Mixed Signal Simulator to Integrate with the HDL tools for MixedSignal work
I'm a bit late on this post, but Xilinx and microsemi partner with Stellamar who does adcs, dacs and some other cores digitally, and can be tested digitally.  Embeddable right on the fpga.  Maybe that is where they are headed?

50%
50%
geekyasa
geekyasa
8/11/2012 1:20:41 PM
User Rank
Beginner
Re: Speaking of design entry
Paul: Neither do I but I overheard something which relates to AI or Speech Recorgnition (which I cannot recall as such now) of being tested along with this. If so that would be very interesting sice these are very high end powerful tools.

50%
50%
Max Maxfield
Max Maxfield
8/9/2012 10:12:51 AM
User Rank
Blogger
Re: Open FPGA bitstreams
@T34: Not being a software guy I don;t remember that one, but I do remember 25-ish years ago when everyone said analog was dead and the (electronics) world was going to be only digital .... ha!

50%
50%
T34
T34
8/9/2012 4:29:15 AM
User Rank
Beginner
Re: Open FPGA bitstreams
Java... You remember what one "Classic" once said: "Java's not worth building in. Nobody uses Java anymore. It's this big heavyweight ball and chain."

 

Don't you think it's a dead end for any electronic idea?

50%
50%
Max Maxfield
Max Maxfield
8/8/2012 3:57:12 PM
User Rank
Blogger
Re: Open FPGA bitstreams
@Beercandyman: "Just Google 'jbits fpga'"

Doh! I'm currently slapping myself on the head :-)

50%
50%
Beercandyman
Beercandyman
8/8/2012 3:52:58 PM
User Rank
Clever Clogs
Re: Open FPGA bitstreams
Of course just Google "jbits fpga". 

Jbits was a Java based API into the Xilinx bitstream that allowed you to construct a bitstream. You could write increasingly complex objects that would generate bitstreams at the lowest levels. It's very similar to the Maxeler or JHDL technology except it generates bitstreams without regular place and route. It's constructive by nature and you write your code, compile it and then run it. The output of your "program" is a bitstream. Since it's object oriented you can also run it as a software emulation of what you would get in hardware.  

 

50%
50%
Max Maxfield
Max Maxfield
8/8/2012 3:35:00 PM
User Rank
Blogger
Re: Open FPGA bitstreams
@Beercandyman: I don't think I've heard of Jbits -- whose tool was that?

50%
50%
Page 1 / 2   >   >>
More Blogs from Paul Dillien
Paul Dillien considers how one can construct a fast Fourier transform platform using a field-programmable radio frequency chip for signal analysis.
Introducing the world's first field-programmable radio frequency (RF) integrated circuit -- open your mind to new programmable capabilities.
New FPGA architecture unites a small array of ultra-low-power SRAM-based lookup tables with on-chip MEMS.
Achronix has shipped its first FPGA product using 22nm technology from Intel. This is my take on the company and its products.
All the evidence suggests that both static and dynamic power consumption will reduce significantly on a like-for-like basis for FPGAs using 20nm or FinFETs.
flash poll
follow us on twitter
follow Xilinx on twitter
like us on facebook
like Xilinx on facebook
All Programmable Planet     About Us     Contact Us     Help     Register     Twitter     Facebook     RSS