Home    Bloggers    Messages    Webinars    Resources   
Tw  |  Fb  |  In  |  Rss
Warren Miller

A Chess-Playing FPGA: The Evaluation Function

Warren Miller
Warren Miller
Warren Miller
1/23/2013 11:31:18 AM
User Rank
Blogger
Re: When do you expect...?
Max- Great question! I'm hoping to get some volunteers (maybe from APP) to help with implementing various 'pieces' of the design. Look for a more formal 'call to action' in a future blog...

50%
50%
William Murray
William Murray
1/23/2013 10:29:55 AM
User Rank
Blogger
Re: Multiple Chess-Playing FPGAs
@Max  -- It might not be so bad -- the Arm core in a Zynq, or just a micro-Blaze, could run a TCP/IP implementation over the ethernet or other comms.   FreeRTOS, uCOS/II and Linux all have TCP/IP either as an option or as a built in to the OS subsystem.

50%
50%
Max Maxfield
Max Maxfield
1/23/2013 10:25:05 AM
User Rank
Blogger
Re: Multiple Chess-Playing FPGAs
@Wiliam: If the FPGA's could pass moves back and forth via TCP/IP they could even have an internet based competition.

That is a great idea (especially since I'm notthe one who would have to implement it :-)

50%
50%
William Murray
William Murray
1/23/2013 10:15:14 AM
User Rank
Blogger
Re: Multiple Chess-Playing FPGAs
If the FPGA's could pass moves back and forth via TCP/IP they could even have an internet based competition.

50%
50%
Max Maxfield
Max Maxfield
1/23/2013 9:14:26 AM
User Rank
Blogger
When do you expect...?
When do you expect to have the first version of your chess-playing FPGA "up-and-running"?

50%
50%
Max Maxfield
Max Maxfield
1/23/2013 9:13:40 AM
User Rank
Blogger
Multiple Chess-Playing FPGAs
I really like the idea you mentioned in your introductory blog on this topic -- having an annual competition in which different chess-playing FPGAs (that is, FPGAs running different chess-playing algorithms) compete against each other.

50%
50%
More Blogs from Warren Miller
When traversing serial links with optics or backplanes, high-speed signals are degraded by impairments in the link, such as insertion loss, reflections, crosstalk, and optical dispersion.
Warren has finally started to write some HDL code to implement his chess-playing FPGA, but he's not a professional coder, so he needs our help and advice.
What might we see in new Ultra Low Density (ULD) CPLD families three-to-five years down the road? Are there new technologies or programmable structures that will find their way into ULD devices?
Following our evaluations, the resources required by a chess-playing FPGA implementation would seem reasonable, even for a small or midsized device.
A number of challenges are faced by the users and manufacturers of ultra-low-density devices (ULDs).
flash poll
follow us on twitter
follow Xilinx on twitter
like us on facebook
like Xilinx on facebook
All Programmable Planet     About Us     Contact Us     Help     Register     Twitter     Facebook     RSS