Home    Bloggers    Messages    Webinars    Resources   
Tw  |  Fb  |  In  |  Rss
Adam Taylor

Space FPGA User Workshop Day 2: Non-European FPGAs

Adam Taylor
Page 1 / 2 Next >
Max Maxfield
Max Maxfield
1/31/2013 9:08:49 AM
User Rank
Blogger
Re: I'm not upset
@Geeky: Creating and getting the design took me hell of a lot of time.

Anything you would care to share with us by writing some blogs for All Programmable Planet?

50%
50%
geekyasa
geekyasa
1/30/2013 8:13:14 PM
User Rank
Beginner
Re: I'm not upset
Yes true MM. Creating and getting the design took me hell of a lot of time. I'm stuck now

50%
50%
Adam Taylor
Adam Taylor
11/21/2012 2:59:05 AM
User Rank
Blogger
Re: I'm not upset
As I understand it these are on missions which are looking for the upset rate, hence the SET filters and TMR etc are not used to mitgate these events.

50%
50%
Max Maxfield
Max Maxfield
11/20/2012 3:02:15 PM
User Rank
Blogger
Re: I'm not upset
@geekyasa: Remember that these are radiation-induced failures ("events") -- the main thing is creating your desig nin such a way as to mitigate against these events.

50%
50%
geekyasa
geekyasa
11/20/2012 7:56:29 AM
User Rank
Beginner
Re: I'm not upset
Yes exactly 3 failures per day is very bad. Actually there should be no failures or at least a maximum of 1 per 40 to 50 days is acceptable

50%
50%
Adam Taylor
Adam Taylor
11/16/2012 1:43:32 PM
User Rank
Blogger
Re: I'm not upset
Max if each CLB suffered from three upsets a day it would be a pretty poor device ;) it was three CLBs on average being upset if my notes are correct. There are 20,480 CLBs in the device or 0.014 % of the logic. 

 

50%
50%
Adam Taylor
Adam Taylor
11/16/2012 1:41:12 PM
User Rank
Blogger
Re: What's an SEU Filter
Max I am sure I can get you an invivte, it is very interesting 

The SEU /SET filter is detailed here 

http://www.xilinx.com/support/documentation/data_sheets/ds192_V5QV_Device_Overview.pdf

Another good presentation is here

https://nepp.nasa.gov/respace_mapld11/talks/tue/MAPLD/1420%20-%20Swift.pdf

 

50%
50%
Max Maxfield
Max Maxfield
11/16/2012 1:35:08 PM
User Rank
Blogger
I'm not upset
Hi again Adam. You say "CLBs (configurable logic blocks) suffer from approximately three upsets per day with the filter off."

Do you mean each and every CLB on the device suffers three upsets a day? (In which case could you say what level of radiation would cause this?)

Or do you mean that three CLBs (out of all the CLBs on the device) will each suffer one upset a day? (In which case, can you say (a) how many CLBs there are on the device? and (b) what level of radiation would cause this?)

 

50%
50%
Max Maxfield
Max Maxfield
11/16/2012 1:30:39 PM
User Rank
Blogger
What's an SEU Filter
Hi Adam -- great article -- I definately want to attend this workshop if they hold it again next year.

You mentioned an "SEU Filter" -- could you explain what this is for the benefit of the uninitiated?

50%
50%
More Blogs from Adam Taylor
Here we discover how to use the XADC (Xilinx Analog-to-Digital Convertor) in the Zynq All Programmable SoC to read the chip's internal temperature and voltage parameters and output them over an RS-232 link.
Now it's time to consider how we can implement and use the Xilinx Analog to Digital Convertor (XADC) within a Zynq All Programmable SoC-based system.
The Zynq All Programmable SoC comes equipped with programmable analog capabilities that can be used in a wide variety of applications, including defense, industrial, and automotive systems.
This is the blog we've all been waiting for – the point where we finally create our very first, standalone, "bare metal" Zynq application!
In the case of a real-world use model, we want to store our software program and configuration bitstream in nonvolatile memory and configure the device after the power comes on.
flash poll
follow us on twitter
follow Xilinx on twitter
like us on facebook
like Xilinx on facebook
All Programmable Planet     About Us     Contact Us     Help     Register     Twitter     Facebook     RSS