Home    Bloggers    Messages    Webinars    Resources   
Tw  |  Fb  |  In  |  Rss
Steve Leibson

Where Have All the ASICs Gone?

Steve Leibson
Page 1 / 2 Next >
Page 1 / 3   >   >>
SunitaT
SunitaT
3/31/2013 5:54:36 AM
User Rank
Beginner
Re : Where Have All the ASICs Gone?
I hope you'll agree with me that the displacement of ASICs and ASSPs by all-programmable devices is a very real trend in a growing number of applications.

@steve, I totally agree with you. The barriers to doing ASICs, technically and financially, are becoming almost insurmountable and if companies opting for ASIC don't succeed for the first time they miss half the market and, if they miss twice, they miss all the market.

50%
50%
William Murray
William Murray
3/6/2013 6:54:24 AM
User Rank
Blogger
Re: The process for the rest of us
On FPGA's being for the rest of us -- With Analog Functions and Techniques being possible in most FPGA's as well SOC's are getting in reach for many FPGA conversions/ design spins as well.

50%
50%
Steve Leibson
Steve Leibson
3/4/2013 4:23:44 PM
User Rank
Blogger
Re: The process for the rest of us
@MikePDX: You're dead on with respect to Andreas and Adapteva. He's pulled off an amazing set of feats. But clearly he's an outlier. I wish every design team could work his magic, but if they did the EDA companies would all be out of business because they'd make no money on tools and they'd lose 99% of their design seats. As the Wicked Witch of the West said in the "Wizard of Oz" movie, "What a world. What a world."

--Steve

 

50%
50%
Steve Leibson
Steve Leibson
3/4/2013 4:20:22 PM
User Rank
Blogger
Re: What *is* an ASIC Design Start?
@Max: Now where else would I learn a phrase like "cool beans," which is so much like "full English breakfast" that it scares me.

--Steve

 

50%
50%
Steve Leibson
Steve Leibson
3/4/2013 4:19:20 PM
User Rank
Blogger
Re: Xilinx solutions targeting growing ASIC and ASSP gaps
@Max: Thanks for the backup.

--Steve

 

50%
50%
Steve Leibson
Steve Leibson
3/4/2013 4:17:45 PM
User Rank
Blogger
Re: What *is* an FPGA Design Start?
@Austin: Thanks for the backup. I used PALs (16L8s) in 68K microprocessor designs as early as 1981 and saw that they were essential to more complex processor-based design. Address decoding for one, but cache design as well. Of course, back then the processor was cranking at a phenomenal 8 to 10MHz. We're more than an order of magnitude faster now and the programmable logic has swallowed the microprocessor (as in the Xilinx Zynq). I listened to the FPGA vendors talk about displacing ASICs for years and was doubtful but now there's some actual data to back that claim up. Not all ASICs, mind you. But a goodly number of them.

--Steve

 

50%
50%
Max Maxfield
Max Maxfield
3/4/2013 4:14:44 PM
User Rank
Blogger
Re: What *is* an ASIC Design Start?
@Steve: I had your earlier article in mind when I wrote this blog post...

It's a funny old world, because I've been reading your blogs on various sites for years, but it never struck me that you were reading mine -- shades of the Ouroboros :-)

50%
50%
Steve Leibson
Steve Leibson
3/4/2013 4:11:05 PM
User Rank
Blogger
Re: What *is* an ASIC Design Start?
Max, thanks. I had your earlier article in mind when I wrote this blog post.

--Steve

 

50%
50%
MikePDX
MikePDX
3/4/2013 3:53:53 PM
User Rank
Clever Clogs
Re: The process for the rest of us
Of course! Andreas Olofsson is that rare bird who can go from polygons to architecture to KickStarter and everything in between. Also he must work about 50 hours a day. Tiled programmable architectures like Adapteva's naturally take far less development effort/cost. That's one reason they're such a good idea. 

50%
50%
Max Maxfield
Max Maxfield
3/4/2013 3:17:57 PM
User Rank
Blogger
Re: The process for the rest of us
@MikePDX: Hardware innovation is nearly impossible in ASICs today....

Did you see my column about a guy who single-handedly invented a new computer architecture, designed his own System-on-Chip (SoC) from the ground up – including learning how to use all of the EDA tools – then took the device all the way to working silicon and a packaged prototype... and that's when things really started to get interesting! (Click Here to see that column)

50%
50%
Page 1 / 3   >   >>
More Blogs from Steve Leibson
We need to create secure embedded systems – as secure as we can make them.
If you're a seasoned FPGA user, you know that one of the real savings in system development time is the time you gain by not needing to do the physical design of a nanometer IC.
Luke Miller was not always an HLS advocate. It seems he had some bad experiences with an earlier tool. "My heart was all walled up and needed counseling." Fortunately, he's getting useful work out of the Xilinx Vivado HLS tool.
The secret of using the Xilinx Zynq SoC to quickly develop systems is to use the ARM processors to execute code; find code that needs further acceleration through profiling; then configure part of the FPGA fabric as an accelerator and couple it to the executing code.
The latest EEVblog video from Dave Jones compares the Rigol DS1052E digital sampling oscilloscope against the company's latest low-cost DSO, the DS2072.
flash poll
follow us on twitter
follow Xilinx on twitter
like us on facebook
like Xilinx on facebook
All Programmable Planet     About Us     Contact Us     Help     Register     Twitter     Facebook     RSS